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ABSTRACT 
When FIR filters are designed floating point arithmetic is 
generally used. However when implemented on hardware 
such as ASICs, fixed point arithmetic must be used to mini-
mise cost and power requirements. Research to minimise 
hardware costs has mainly focused on the quantization ef-
fects of fixed point wordlengths for the coefficients, multipli-
ers and adders of FIR filters, but with the actual data delays 
assigned a uniform wordlength and essentially not opti-
mised.  This paper proposes that the wordlengths of the de-
lay line can be non-uniform with a minimal increase in 
quantization noise for parallel implementation of FIR filters 
where there are differences in the magnitudes of the coeffi-
cients.  A non-uniform delay line allows hardware savings in 
terms of delay register wordlengths, delay signal 
wordlengths and multiplier wordlengths. Results for an FIR 
design are presented which demonstrate the hardware sav-
ings when using a non-uniform wordlength delay line. 
1. INTRODUCTION 
FIR filters are one of the most commonly used components 
in DSP systems.  When FIR filters are designed floating 
point arithmetic is commonly used, however when imple-
mented on hardware such as ASICs and FPGAs, fixed point 
arithmetic is generally used.  Fixed point implementation is 
used to minimise hardware cost and power usage and to 
maximise performance yet by minimising wordlengths nu-
merical precision is lost.  The conversion from floating point 
to fixed point reduces precision and introduces noise in the 
form of quantization errors due to rounding or truncation. 
Floating point to Fixed point Conversion (FFC) aims to 
minimise hardware requirements while maintaining the nu-
merical accuracy of the system being converted.  Several 
FFC techniques have been developed some of which are 
specific to FIR filters [1][2][3] and others that are for more 
general DSP systems[4][5][6].   FFC algorithms have error 
constraints which determine if the fixed point implementa-
tion is suitable. 
In this paper, the quantisation effects of individual delays 
and delay signals for parallel implementations of FIR filters 
are examined.  A FFC algorithm examined in [6] is used to 
compare savings in hardware when a non-uniform 
wordlength delay line is implemented over a uniform one.  
The results show that savings can be made while remaining 
within the specified error constraint.  
2. BACKGROUND 
Fixed point numerical representation uses a series of bits in 
binary format to represent a value. It is specified in the form 
of <(s),iwl,fwl> where (s) indicates unsigned or twos com-
pliment representation , iwl is the integer wordlength includ-
ing sign bit if applicable, fwl is the fractional wordlength 
and wl is the total wordlength as shown in Figure 1. 
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Figure 1- Fixed point specification 
 
The goal of FFC is to minimise the total wordlength of all 
the fixed point signals in a DSP system while maintaining 
numerical accuracy.  The iwl can be calculated by determin-
ing the dynamic range of a signal and then assigning the 
minimal number of bits that ensures that no overflow oc-
curs.  The dynamic range can be determined by simulating a 
floating point implementation of the system and analysing 
the data at each signal.  To minimise hardware requirements 
fractional bits are truncated as operations such as addition 
and multiplication increase wordlength in order to maintain 
accuracy. 
Truncation of the fwl introduces noise in the form of 
quantisation errors where there are insufficient bits to repre-
sent a value.  The quantisation error is the difference be-
tween the representable value for a given fixed point repre-
sentation and the actual value.  Signal to Quantisation Noise 
Ratio (SQNR) is the most common [4][7] measure of quan-
tisation noise in a system being converted using FFC.  
SQNR is measured by comparing the output of a floating 
point implementation of a system with the output of a fixed 
point implementation of the same system 
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SQNR is calculated using (1) where the PSignal is the average 
power of the floating point output data and PNoise is the aver-
age power of the difference between the floating point out-
put data and the fixed point output data due to quantisation 
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noise.  Using SQNR as constraint, a target SQNR can be set 
that the FCC must meet or exceed during conversion.  
3. NON-UNIFORM WORDLENGTH DELAY 
LINES 
The standard parallel implementation of an FIR filter shown 
in Figure 2 uses a series of delays {z1…zN} to hold input 
samples x(k).  The input samples held in the delays are multi-
plied by the coefficients {c0, c1…cN} and accumulated by the 
adders. 
 
 
Figure 2-Signal flow graph of standard parallel implementation of 
an FIR 
Also shown in Figure 2 are the signals {SignalD0, Sig-
nalD1…SignalDN} that carry the samples from the delays to 
the multipliers.  When implemented in hardware these sig-
nals also have a finite wordlength which introduces quantisa-
tion noise.  Since these signals are normally assigned the 
same wordlength as the delays they tend not to add any addi-
tional quantisation noise to the output of the FIR.   
To illustrate the contribution of quantisation noise from 
non-uniform wordlength delay signals first consider the FIR 
filter described by the following difference equation:  
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where cn denotes the filter coefficients, y(k) is the output sig-
nal and  x(k-n) is the input signal delayed by n samples.  This 
difference equation represents the desired signal.   
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Delay signal quantisation noise qn is then added in (3).  The 
noise propagation models from [4] for addition:  
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and multiplication: 
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can be used to rearrange the difference equation.  In the noise 
propagation models the output Z is the result of an operation 
using two inputs X and Y.  Z, X and Y represent the signals z, 
x and y and their respective quantisation noise qz, qx and qy. 
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The desired signal (2) can be removed from the rearranged 
the difference equation (6) thus leaving only the quantisation 
noise from the delay signals. 
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In (7) it is shown that the magnitude of the quantisation noise 
from each of the delay signals is proportional to the magni-
tude of the coefficient multiplying it.  Thus quantisation 
noise contribution for a delay signal multiplied by a coeffi-
cient with a small magnitude will not be as great as the quan-
tisation noise contribution for delay signals multiplied by 
coefficients with larger magnitude.   
Therefore the fractional wordlengths of delay signals can 
be reduced where they are multiplied by coefficients with 
small magnitudes while delay signals multiplied by coeffi-
cients with larger magnitudes are assigned longer fractional 
wordlengths.  This can be achieved without significantly 
decreasing the SQNR at the output of the filter.  
Reducing the wordlength of delay signals also allows a 
reduction in the wordlength at the output of the multipliers.  
In order to maintain numerical accuracy the wordlength at 
the output of a multiplier should be the sum of the 
wordlengths at its input.  Therefore where the wordlength of 
a delay signal can be reduced the wordlength of the multi-
plier it is connected to can be reduced by the same amount 
without any further loss of numerical accuracy. 
4. FIR EXAMPLE 
The delay signals of an example FIR are converted to fixed 
point using the FFC bitless algorithm [6].  The bitless or al-
ternatively named bmax-1 algorithm starts with wordlengths 
of signals to be converted to fixed point at the maximum 
representable wordlength of the fixed point simulator.  The 
algorithm then temporally decrements by one bit the fwl of 
each signal while the fwl of all other signals remain un-
changed.  The signal that maximises the SQNR is allowed to 
keep the removed bit.  This process is repeated until no fur-
ther fractional bits can be removed from any signal without 
falling below the target SQNR. 
Starting at the maximum representable wordlength of the 
fixed point simulator leads to a very large search space there-
fore the search space is reduced with a binary search algo-
rithm before the bitless algorithm is applied. 
For clarity and the purposes of demonstration only the 
delay signals are converted while all other signals remain 
floating point values.  This ensures that the only noise at the 
output of the filter is from quantisation of the delay signals.  
The example FIR is a normalised fifteen coefficient low pass 
filter with a stop band attenuation of -60dB and a transition 
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Figure 3-Magnitude Response of Example FIR 
 
 
band from (1/5) of the sampling rate to (3/5) of the sampling 
rate. 
Figure 3 shows the magnitude response of the filter us-
ing a floating point implementation.  During FFC the filter is 
stimulated by uniformly distributed noise source with a lower 
bound of -1 and an upper bound of 1.  An error constraint of 
80dB SQNR between the floating point simulation and fixed 
point simulation is set.  Both rounding and truncation quanti-
sation modes are tested. 
5. RESULTS 
The results of the FFC using the bitless algorithm are shown 
in Table 1.  The fwl of the delay signals (SignalD) for both the 
uniform and non-uniform implementations shown in the right 
hand columns correspond to the coefficient values that they  
  
Figure 4-Stop Band Region Magnitude Response of Uniform and 
Non-Uniform Delay Lines 
 
are multiplied by which are shown in the left hand column.   
The fwl of the FIR delays (Delay) have also been added 
to the table.  The fwl of the delays have been calculated by 
maintaining precision along the delay line as required by the 
delay signals.  As the FIR was stimulated by a uniformly 
distributed noise source with a lower bound of -1 and an up-
per bound of 1 all the delay signals are signed and are as-
signed one integer bit. 
The magnitude response of the uniform and non-uniform 
delay line in truncation mode is shown in Figure 4.  As there 
is minimal difference in the pass band and transition band 
regions only the stop band is shown.  While the non-uniform 
response differs from the uniform response the basic shape is 
intact and both implementations are below the -60dB stop 
band attenuation of the filter specification.  Experiments have 
shown that as the FFC SQNR target is reduced the magnitude 
Table 1-Fractional Wordlength of Delays and Delay Signals 
 Truncation Rounding 
Coefficients Uniform Non-Uniform Uniform Non-Uniform
Index Value SignalD Delay SignalD Delay SignalD Delay SignalD Delay
0 0.00431622 14 NA 7 NA 13 NA 8 NA
1 0.00740138 14 14 8 14 13 13 8 14
2 -0.01014178 14 14 8 14 13 13 8 14
3 -0.04423428 14 14 10 14 13 13 11 14
4 -0.03032523 14 14 10 14 13 13 10 14
5 0.09640909 14 14 12 14 13 13 12 14
6 0.28454928 14 14 14 14 13 13 14 14
7 0.3770314 14 14 14 14 13 13 14 14
8 0.28454928 14 14 14 14 13 13 14 14
9 0.09640909 14 14 12 12 13 13 12 12
10 -0.03032523 14 14 10 10 13 13 10 10
11 -0.04423428 14 14 10 10 13 13 11 11
12 -0.01014178 14 14 8 8 13 13 8 8
13 0.00740138 14 14 8 8 13 13 8 8
14 0.00431622 14 14 7 7 13 13 8 8
Total 210 196 152 167 195 182 156 169
Est. Saving (%) NA 27.62 14.8 NA 20 7.14
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response of the non-uniform implementation becomes in-
creasingly distorted when compared to the uniform delay line 
which remains very close to the floating point implementa-
tion magnitude response. 
The estimated saving is based on the total number of frac-
tional bits used for uniform against non-uniform implementa-
tions.  There is a 14.8% saving of delay register wordlengths 
for truncation and 7.14% for rounding.  In devices such as 
FPGAs reducing the wordlengths of the delay registers re-
duces the number of flip flops used by the synthesized im-
plementation of the filter. The rounding mode has a smaller 
saving due to the uniform delay line implementation using a 
shorter fwl for rounding than truncation.  
6. CONCLUSION 
This paper proposes the assignment of a non-uniform 
wordlength delay line for parallel implementation FIR fil-
ters.  The proposed implementation saves hardware in terms 
of delay register wordlengths, delay signal wordlengths and 
multiplier wordlengths. 
This implementation has been shown to reduce hardware 
requirements while maintaining filter specification charac-
teristics and numerical accuracy.  This has been demon-
strated for a fifteen coefficient low pass filter with a parallel 
implementation using the bitless FFC algorithm. In addition 
this implementation can be applied to high pass, band pass 
and band stop filters. 
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